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1 Abstract— This paper proposes an simplified instantaneous 
output power control to suppress the second harmonic DC bus 
voltage due to asymmetry in a three-phase PWM converter 
system without any sequential component decomposers. Normally, 
in the instantaneous output power control, the positive and 
negative output voltages and currents are required and they are 
usually decomposed by notch filters or dual second-order 
generalized integrals that are difficult to tune and complicated. 
While in the proposed method, the positive-sequence and 
negative-sequence currents are regulated by PI plus resonant 
(PI-R) controllers in dq-frame. Therefore, the sequential current 
decomposers can be avoided. Meanwhile, the positive and 
negative sequence output voltages, which are essential for 
calculating the positive-sequence and negative-sequence current 
references, are simply obtained from the outputs of the PI and 
resonant controllers, respectively. The proposed method is robust 
to any asymmetries and its effectiveness is verified on a prototype 
asymmetric three-phase permanent magnet synchronous 
generator (PMSG) system with inherent and externally added 
asymmetries. 
 
Index Terms—DC voltage pulsation, instantaneous power control, 
PWM rectifier, three-phase system asymmetry, unbalance. 
 
I. INTRODUCTION 
N practical three phase AC systems, unbalanced conditions 
are usually caused by small differences in the line 
impedances or voltage sources. They result in undesirable 
second harmonic (2h) DC bus voltage and 2h current flowing 
through the DC bus electrolytic capacitor [1-4], which is 
connected to the three-phase AC system through an interface 
PWM converter. Since the equivalent series resistance of an 
electrolytic capacitor increases at low frequencies, the 2h 
current will cause significant increase in power losses and 
temperature, which results in the capacitors lifetime reduction 
[5]. 
The effective way to suppress the 2h DC bus voltage is to 
suppress the 2h power flowing through the DC bus capacitor by 
means of the instantaneous power control [4, 6-12] as they are 
closely related [13, 14]. In these power control methods, the 
negative-(N-) sequence currents were introduced to eliminate 
the 2h power in the DC bus. This approach has been widely 
employed in PWM rectifier systems in weak grids [4, 6-12] 
where the line voltages are usually unbalanced.  
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Fig.1 Conventional three phase PWM inverter/rectifier AC system. 
 
To ease the review of the instantaneous power control 
methods, the block diagram of a PWM inverter/rectifier three 
phase AC system is shown in Fig.1, where ea, eb, and ec denote 
the line voltages when the converter is connected to the grid or 
equivalently they denote 3-phase back electromotive forces 
(EMFs) in machine drive systems. The power generated by ea, 
eb, and ec is denoted by pin, while the power of the line 
impedance is denoted by pR and pL. The sum of pin, pR and pL is 
defined as the total power pout. Generally, three main types of 
the instantaneous power control were reported in literature. 
The first method [6] is based on the instantaneous input 
power control, where the 2h power in pin, the average power in 
pin (as defined in Fig.1) and the average input reactive power  
were used to determine the positive-(P-) and N-sequence 
current references. In [6], the currents were regulated by 
proportional-integral (PI) controllers in dq-frame, which had 
tracking errors due to the 2h current reference components in 
dq-frame and limited bandwidth of the PI controllers. To solve 
this problem, a dual current control scheme was proposed in [7], 
where the P- and N-sequence currents were regulated in the 
positive synchronous reference frame (PSRF) and negative 
synchronous frame (NSRF) respectively. However, in this 
method, the pulsating power in the line impedances (pR+pL) 
was not taken into account. The DC bus voltage depends on the 
instantaneous output power pout rather than the input power pin, 
as shown in Fig.1. The power in the line impedances fluctuates 
when the impedances or the 3-phase currents are unbalanced 
and thus pout fluctuates even when pin is constant, which will 
cause DC bus voltage ripple. 
The second method is the input-output-power control [9, 10]. 
Since the 2h DC bus voltage depends on the 2h power in pout 
rather than pin, the 2h power in pout, the average input active 
power pin, and the average input reactive power were used to 
calculate the required P- and N-sequence current references. 
Since the 2h power in pout is taken into account, this method is 
capable of suppressing the 2h power under any unbalanced 
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operation conditions. To avoid tracking errors in the current 
regulators [6] and to avoid use of notch filters for the extraction 
of P- and N-sequence currents, which can affect bandwidth of 
the current control loop as shown in [7], the resonant control 
was employed in [9-12]. In particular, the proportional plus 
resonant (PR) control in stationary reference frame was 
employed in [10, 12], and the proportional-integral plus 
resonant (PI-R) control in the PSRF was employed in [11].  
The third method is the output power control [4], where the 
2h power in pout, the average power in pout, and average output 
reactive power were used for the calculation of the P- and 
N-sequence current references. This method is also robust to 
generalized asymmetries as it takes into account the 2h power 
in pout. Furthermore, this method is simple as it does not require 
any extraction methods for P- sequence and N-sequence 
components of ea, eb and ec in Fig.1. 
In the second and third method, the P- and N-sequence 
output voltages are essential for the calculation of the P- and 
N-sequence current references. For example, the notch filter 
was employed in [9-11] and the dual second-order generalized 
integrator (DSOGI) method [15] was employed in [12]. The 
above methods affect the system dynamic performance and are 
not easy to tune. This problem was dealt with in [4] and [16] 
where the P- sequence and N-sequence output voltages were 
estimated under the assumption that the line impedances were 
balanced. However, the P- and Nsequence decomposers for 
the currents and supply voltages were still required in [4] and 
[16]. More specifically, the sequence separation delaying 
method [17] was employed to extract P- and N-sequence 
supply voltages in [4, 16] and the notch filter method [7] was 
employed to extract P- and N-sequence currents in [4]. 
From the aforementioned papers [9-12], the second and third 
methods can essentially deal with the 2h DC bus voltage 
regardless of the type of asymmetries. However, the P- and 
N-sequence output voltage decomposers are still required, 
which increase the control complexity. In terms of regulating 
the P- and N-sequence currents , the dual current control [7], 
the proportional and resonant (PR) control in stationary 
reference frame [10, 12] or the PI-R control in the PSRF [11] 
can be employed. In the last two methods, the P- and 
N-sequence current decomposers can be avoided. 
In this paper, a simplified instantaneous power control is 
proposed to suppress the 2h DC bus voltage under generic 
unbalance conditions without any sequential component 
decomposers. Firstly, the proposed method does not require 
any P- and N-sequence decomposers to extract the P- and 
N-sequence output voltages, which are obtained directly from 
the outputs of the current PI-R controllers. Secondly, unlike  
the model-based estimation method [4, 16] to estimate the P- 
and N-sequence output voltages, which is sensitive to the 
parameters, the proposed method is robust to generalized 
unbalance conditions even when the line impedances are 
unbalanced. The feasibility of the proposed method is verified 
on a small-scale three-phase permanent magnet synchronous 
generator (PMSG) with inherent asymmetry. In addition, the 
method is tested on the prototype system when different 
external asymmetries were introduced deliberately in the line 
impendences.   
II. REVIEW OF OUTPUT POWER CONTROL 
From Fig.1, it can be deduced that [18] 
 
1 2 2dc dc
c
dc dc L
dv vp p p
i C
dt v v R
       (1) 
where vdc is the DC bus voltage, while p1, p2 and pc are the 
instantaneous powers at the dc side of the system shown in 
Fig.1. Equation (1) indicates that there will be the 2h voltage in 
vdc when there is a 2h power component in p1 or p2 [2-4].  
Assume the power p2 in unbalanced system with 2h power 
can be expressed as [19] 
  2 22 2 2 2 2 2cos 2dc nd dc nd ep p p p P T T       (2) 
where șe is the electrical rotor position, p2dc is the average 
power, P2
2nd and ș2 are the amplitude and displacement angle of 
the 2h power. 
Assuming the DC bus voltage can be expressed as 
 
2
0 2cos(2 )
nd
dc dc dc e vv v V T T      (3) 
where Vdc
2nd and ș2v are the amplitude and offset angle of the 2h 
DC bus voltage respectively. Substituting (2) and (3) into (1), 
the 2h DC bus voltage amplitude can be deduced as 
  
2
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2
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  (4) 
According to (4), the 2h DC bus voltage capacitor is 
proportional to the amplitude of the 2h power resulted from 
asymmetries. Although the 2h DC bus voltage can be reduced 
by increasing capacitance, however, the capacitor size, current 
and system cost are increased as well. Meanwhile, the 2h DC 
bus voltage cannot be eliminated in theory in principle. 
If the converter is a lossless system, the 2h DC bus voltage 
will be affected directly by the 2h power in pout. As shown in (4), 
to eliminate the 2h DC bus voltage, the 2h power should be 
eliminated. 
As detailed in [7], the unbalanced three-phase components 
without zero sequence components can be expressed as the sum 
of orthogonal P- and N-sequence components, i.e. 
 e e
j jp n
dq dqF e F e F
T T
DE
   (5) 
where F can be voltage v or current i. șe is the rotor position in 
machine drive applications or the grid angle in grid applications, 
and FĮȕ can be expressed as 
  2 /3 4 /32
3
j j
a b cF F jF F F e F e
S S
DE D E        (6) 
where Fa, Fb, and Fc are the phase voltages or currents. 
In (5), e
j p
dqe F
T
and e
j n
dqe F
T
are respectively the P- and 
N-sequence components in the stationary Į-ȕ frame. p
dqF  
denotes the P-sequence components in PSRF, n
dqF  denotes 
N-sequence components in the NSRF, and they can be 
expressed as 
 
p p p
dq d qF F jF   (7) 
 
n n n
dq d qF F jF   (8) 
where subscripts d and q denote d-axis and q-axis components 
respectively, while superscripts p and n denote P- and 
N-sequence components respectively. 
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The instantaneous active and reactive powers at the 
converter three-phase terminals, as shown in Fig.1, can be 
expressed as [20] 
  3
2
outp v i v iD D E E   (9) 
  3
2
outq v i v iD E E D   (10) 
By substituting vĮ, vȕ, iĮ and iȕ in (9) and (10) by that in (5), 
the instantaneous active and reactive powers can be deduced as 
[4, 7] 
 0 _ 2 _ 2cos(2 ) sin(2 )out out out c e out s ep p p pT T    (11) 
 0 _ 2 _ 2cos(2 ) sin(2 )out out out c e out s eq q q qT T    (12) 
where pout0 is the average active power in pout, qout0 is the 
average reactive power in qout while pout_c2, pout_s2, qout_c2 and 
qout_s2 are the coefficients of the 2h active and reactive power 
components which are given by: 
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  (13) 
If pout_c2 and pout_s2 in (13) are set at zero and pout0 and qout0 are 
respectively set to be equal to their reference values pout0* and 
qout0*, the P- and N-sequence current references can be 
obtained from (13) as 
 
*
* * *
0 0
*
1 2
*
2 2
3 3
p p p
d d q
p p p
q q dout out
n n n
d d q
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q q d
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i vD D v
i v v
ª º ª º ª º« » « » « »« » « » « » « » « » « » « » « » « » « »« » « » ¬ ¼¬ ¼ ¬ ¼
  (14) 
where superscript * denotes reference values and D1 and D2 
can be expressed as (15) and (16) respectively. 
        2 2 2 21 p p n nd q d qD v v v v      (15) 
        2 2 2 22 p p n nd q d qD v v v v      (16) 
If the current controllers can trace the current references (14) 
without tracking errors, pout_c2 and pout_s2 in (13) will be zero. 
Consequently, the 2h active power components in (11) will be 
also zero. Therefore, the 2h DC bus voltage can be suppressed 
according to (1). 
III. PROPOSED CONTROL STRATEGY 
As shown in (14), the P- and N-sequence output voltages are 
essential for the calculation of P- and N-sequence current 
references that are used in the instantaneous output power 
control to eliminate the 2h power in pout. In this section, a 
prototype asymmetric PMSG will be employed to demonstrate 
the principles of extraction of P- and N-sequence output 
voltages in an unbalanced three-phase system. Firstly, the 
extraction of P- and N-sequence voltages with the aid of PI-R 
controllers in PSRF will be introduced, and then the scheme of 
the proposed instantaneous power control will be presented. 
A) Extraction of the P- and N-Sequence Output Voltages 
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Fig.2 Proposed extraction of P- and N-sequence output voltages. 
 
In general, an asymmetric PMSG in dq-frame can be 
represented by a linear resistance-inductance (RL) model with a 
2h disturbance component [21, 22] and this modeling approach 
is used in this work. The block diagram of the proposed current 
control loop with the PI-R controller in the PSRF is shown in 
Fig.2(a), where Td is the total delay time that includes delays 
due to both current sampling and PWM. In Fig.2(a), x and xout 
denote the current reference and the current feedback in 
dq-frame respectively, while y is the output voltage in dq-frame 
and d is the 2h voltage disturbance. 
The integral term in the resonant controller is approximated 
by an equivalent low-pass filter as in [20] and [21].The transfer 
function of the resonant controller can then be simplified as 
  0 2
0
2
2
i c
c
K s
R
s s
ZZ Z Z     (17) 
where Ȧc is the cut-off frequency of the low-pass filter, Ȧ0 is 
the resonant frequency and is much higher than Ȧc, while Ki is 
the integral gain. In this case study, a low-pass filter with the 
cut-off frequency of Ȧc=Ȧ0/1000 was employed and the 
integral gain of the resonant controller is set to be the same as 
the integral gain of the PI controller. The proportional gain Kp 
and the integral gain Ki of the PI controller are optimized based 
on the pole-zero cancellation principle [23]. In particular, Kp= 
L/(2Td) and Ki=R/(2Td) with damping factor of 0.707, where R, 
L and Td are equal to 3.76ȍ, 17mH and 300ȝs respectively. 
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The results shown in Fig.2(b) and Fig.2(c) were obtained for 
the prototype PMSG when operated at a frequency of 16Hz 
with a resonant frequency of the PI-R controller set at 32Hz. 
From the Bode magnitude plots of xout/x, yPI/x and yR/x in 
Fig.2(b), it can be seen that the 2h voltage (32Hz) in yR is 
dominant while that in yPI is negligible if there is a 2h 
component in current reference x. Meanwhile, the dc 
component of the output voltage in yPI is dominant while that in 
yR is negligible, which means that the dc and 2h component in 
the output voltage can be separated. 
The Bode magnitude plots of xout/d, yPI/d and yR/d are shown 
in Fig.2 (c). If there is a 2h component in d, it can be seen that 
the 2h current in xout is suppressed effectively. Meanwhile, the 
2h voltage in yR is almost equal to d while that in yPI is 
negligible. If there is a dc component in the disturbance d, the 
DC component in yPI will be equal to the dc component in d as 
the magnitude of yPI/d at the zero frequency is 0dB, while the dc 
component in yR is negligible.  
Overall, the dc and 2h components of the output voltage in 
the PSRF can be separated effectively by the PI plus resonant 
controller when there is a 2h component in the current reference 
or there is a dc and 2h component in the disturbances. 
Therefore, the outputs of the PI plus resonant controller can be 
employed directly to represent the dc and 2h components of the 
output voltage. 
B) Proposed Method 
The detailed control block diagram of the proposed 
instantaneous power control is shown in Fig.3. The current 
reference calculation is shown in Fig.3(a), which is obtained 
according to (14). The average output reactive power reference 
is assigned to zero for the unity power factor. Tdq(ș) is the 
standard Park transformation (18). Using matrix Tdq(2șe), the 
N-sequence current references in the NSRF (i.e. dc values) are 
converted to the ac values (2Ȧe) in PSRF. Therefore, there are 
dc values and ac values at a frequency of 2Ȧe in the current 
references in PSRF. 
         
cos sin
sin cos
dqT
T TT T T
ª º « »¬ ¼
  (18) 
The current control scheme is shown in Fig.3(b). By 
employing a PI-R controller at a resonant frequency of 2Ȧe in 
the PSRF [11], the currents can be regulated effectively in the 
PSRF without tracking errors.  
 
As shown in Fig.3(b), the P-sequence voltages in PSRF are 
directly obtained from the output of the PI controllers, while the 
N-sequence voltages in the PSRF are directly obtained from the 
output of the resonant controllers in the PSRF due to its high 
gain at the resonant frequency of 2ѯe. Using matrix conversion 
Tdq(-2șe), the N-sequence voltages (2ѯe) in the PSRF are 
converted to the DC components in the NSRF. Therefore, the 
N-sequence output voltages in the NSRF can be obtained easily. 
Then the currents can be obtained by (14) if the actual output 
voltage is equal to the voltage reference. Since the P- and 
N-sequence output voltages are from PI-R controller without 
any information of asymmetries, they are robust to any 
asymmetry in the system. 
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Fig.3 Proposed instantaneous power control for suppressing the 2h DC bus 
voltage. (a) Current reference generation. (b) Current control scheme. 
 
IV. EXPERIMENTS 
A small-scaled asymmetric three-phase prototype PMSG 
system is employed to verify the proposed instantaneous power 
control for unbalanced three-phase systems. The winding 
topology of the PMSG is asymmetric that results in the inherent 
asymmetry with the unbalanced inductances. The no-load 
inductances measured by HIOKI LCR meter IM3533-01 at the 
frequency of 120Hz and the fitting-curves are shown in Fig.4. It 
is apparent that the average mutual inductance MAB is different 
with respect to the mutual inductances MAC and MBC, which 
indicates that the PMSG is unbalanced. 
The test rig is illustrated in Fig.5, a servo machine is coupled 
with the PMSG, which is used to simulate the wind turbine. A 
power resistor RL of nominal 100 ȍ is connected to the DC bus 
to consume the power generated by the PMSG. The DC bus 
capacitor of 1500ȝF is employed. The experiments are based 
on dSPACE DS1006 and the calculation rate of the current loop 
is configured to be 5 kHz, which is the same as the PWM 
frequency. 
In this section, the balanced current control will be firstly 
investigated. As expected, the 2h power and DC bus voltage 
will be produced due to the above explained inherent 
asymmetries of the PMSG. Then the proposed instantaneous 
power control will be employed. It will be demonstrated that 
the 2h component in DC bus power and voltage can be 
suppressed effectively. Hereafter, the extraction of the P- and 
N-sequence output voltages in the experiments will be analyzed 
in detail. Finally, it will be verified that the proposed method is 
applicable under different asymmetries. 
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(g) (h) 
Fig.6 Balanced current control, harmonic analysis based on mechanical frequency. (a) Phase currents. (b) dq-axis currents. (c) Phase voltages. (d) dq-axis voltages. 
(e) Active power and harmonic analysis. (f) DC bus voltage and harmonic analysis. (g). 2h active power coefficients and 2h active power. (h) Reactive power. 
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Fig.7 Second harmonic DC voltage with respect to different capacitance. (a) 
Simplified simulation flowchart. (b) 2h DC bus voltage vs. capacitance 
(1) Balanced Current Control 
In this experiment, the d-axis and q-axis current references 
in the PSRF in Fig.3(a) are set to 0A and -4A respectively, 
while the N-sequence current references in the NSRF are zero. 
Therefore, the instantaneous power control is excluded. The 
speed is regulated to be 60rpm by the servo motor. Since the 
q-axis current is negative, the PMSG works in generation 
mode. 
The experimental results are shown in Fig.6. As can be seen 
from Fig.6(b), the dq-currents are fairly regulated. Therefore, 
the phase currents are very balanced Fig.6(a). However, due to 
the unbalanced impedances of the asymmetric PMSG, the 
output phase voltages are unbalanced, which is indicated by the 
different amplitudes of the phase voltages, Fig.6(c) and the 2h 
components in dq-axis voltages Fig.6(d). The 2h active power 
coefficients in (13) are shown in Fig.6(g), they are 
approximately 10W, therefore, the 2h power designated as pout2 
in (11) can be obtained and shown in Fig.6(g), which shows 
that there is apparent 2h power in the active power. 
Consequently, the instantaneous active power p2 (equal to pout 
neglecting the inverter losses) has apparent oscillations as 
shown in Fig.6(e). The harmonic analysis of the active power is 
shown in Fig. 6(e) and it is based on the mechanical frequency 
of the PMSG which has 16 pole pairs. It is apparent that the 2h 
component in the active power is dominant. Therefore, the 2h 
DC bus voltage ripple, Fig.6(f), is obvious. Meanwhile, as 
shown in Fig. 6(h), the average reactive power is -100W. 
Similar to the active power in Fig. 6(e), there is also apparent 
2h component in reactive power in Fig. 6(h). 
It is noting that the capacitance has significant impact on the 
DC bus voltage oscillation(4). To investigate the relationship 
of 2h DC bus voltage with respect to the 2h power, the 
simplified simulation based on Fig.1 can be shown in Fig.7(a). 
Based on the results in this experiment (average power - 
445.4W, 2h power 13.79W, operating frequency 16Hz, RL 
97), the 2h DC bus voltage with respect to different 
capacitances from simulation Fig.7(a) and from calculation (4) 
can be shown in Fig.7(b). It shows that the 2h DC bus voltage 
decreases as the capacitance increases. To guarantee the 2h DC 
bus voltage is smaller than 0.1V, the capacitance has to be 
larger than 3000µF in this case. Nevertheless, the 2h DC bus 
voltage still cannot be eliminated even the capacitance is larger 
than 10000 µF. 
(2) Proposed Instantaneous Power Control 
The experimental results of the proposed method are shown 
in Fig.8. In this experiment, the speed is regulated to be 60rpm 
by the servo motor. The average active and reactive power 
references for the PMSG in Fig.3(a) are assigned to -400W and 
0W respectively and the PMSG works in generation mode. 
From the active power and the corresponding harmonic 
analysis, Fig.8(e), it can be seen that the average active power 
is -400W, which means that the active power is fairly regulated. 
From the reactive power in Fig.8(h), it can be seen that the 
average reactive power is 0W, which means that the average 
reactive power is fairly regulated as well. 
The P-sequence output voltages in the PSRF and 
N-sequence output voltages in the NSRF are shown in Fig.8 (i), 
where the DC signals are dominant. The P-sequence current 
references in the PSRF and N-sequence current references in 
the NSRF are shown in Fig.8(j). It can be seen that they are DC 
signals. Since the N-sequence currents in NSRF are not zero, 
the 2h currents in the dq-axis currents in the PSRF are apparent, 
Fig.8(b). Therefore, the phase currents shown in Fig.8(a) are 
more unbalanced than those in Fig.6(a). Due to the unbalanced 
currents and the unbalanced impedances, the output voltages 
are unbalanced as well. As shown in Fig.8(c), the amplitudes of 
the phase voltages are different. Consequently, there are 
apparent 2h voltages in the dq-axis voltages in PSRF, Fig.8(d). 
As the N-sequence currents are injected into the stator 
currents to suppress the 2h active power, the 2h active power 
coefficients in (13) are almost zero in Fig.8(g). Therefore, as 
can be seen from Fig.8(e), the 2h active power is much smaller 
than that in Fig.6(e). Consequently, the 2h DC bus voltage in 
Fig.8(f) is much smaller than that in Fig.6(f). 
It is worth noting that although the average reactive power is 
zero, Fig.8(j), the 2h reactive power is evident since the 
coefficients of the 2h reactive power in (12) are not involved in 
the calculations of the current references(14). 
(3) Extraction of P- and N-sequence Output Voltages  
The extraction of the P- and N-sequence output voltages in 
the balanced current control and the proposed method with the 
aid of PI-R control are shown in Fig.9. It can be seen from 
Fig.9(a) that the dominant DC values are in the outputs of the 
PI controllers (i.e., Vdp* and Vqp*) rather than in the outputs of 
the resonant controllers (i.e. Vd2Ȧ* and Vq2Ȧ*), which means 
that almost all the P-sequence voltages are mapped to Vdp* and 
Vqp*. It can be also seen from Fig.9(b) that the dominant 2h 
output voltages are in Vd2Ȧ* and Vq2Ȧ* rather than in Vdp* and 
Vqp*, which means that nearly the entire 2h output voltages are 
mapped to Vd2Ȧ* and Vq2Ȧ*. Therefore, the P- and N-sequence 
voltages can be separated effectively by the PI-R control, 
which means that the specific sequence component 
decomposers such as the time delaying method, the notch filter 
method, or the DSOGI method, are not necessarily required. 
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(i) (j) 
Fig.8 Experimental results of proposed method. (a) Phase currents. (b) dq-axis currents. (c) Phase voltages. (d) dq-axis voltages. (e) Active power and harmonic 
analysis. (f) DC bus voltage and harmonic analysis. (g). 2h active power coefficients and 2h active power. (h) Reactive power. (i) P-sequence voltages in PSRF and 
N-sequence voltages in NSRF. (j) P-sequence currents in PSRF and N-sequence currents in NSRF. 
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Fig.9 Extraction of the P- and N-sequence voltages (CC: balanced current
control, Proposed: proposed power control). (a) DC components. (b) Second
harmonics. 
 
(4) Different Asymmetries 
In the following experiments, an external inductor is 
deliberately connected in series with phases A, B, and C 
respectively. The equivalent inductance and resistance of the 
inductor are 5.63mH and 1.15ȍ respectively. The inherent and 
extra asymmetries are summarized in TABLE I. 
The experimental results with different DC bus capacitors 
(3000ȝF or 1500ȝF) and different asymmetries are shown in 
Fig.10, where inherent denotes the inherent asymmetry, 
phase A, phase B, and phase C mean the corresponding 
phase is connected deliberately with the external inductor in 
series, the CC means constant current control, the 
Proposed means the proposed power control. The 
capacitance in Fig.10 means the DC bus capacitance of DC bus 
capacitor is 3000ȝF or 1500ȝF when the experiments are 
conducted. The experimental results show that the 2h power 
and DC bus voltage can be effectively suppressed by the 
proposed method under different asymmetric conditions. 
 
V. CONCLUSION 
A simplified instantaneous power control of suppressing the 
2h DC bus voltage without P- and N-sequence component 
decomposers under generic unbalanced conditions has been 
proposed in this paper. No specific P- and N-sequence 
component decomposers, such as the time delaying method, 
notch filter method, or DSOGI method, are required for the 
extraction of P- and N-sequence currents and output voltages. 
Since the proposed method does not require any information of 
the asymmetry, it is robust to different types of asymmetries. 
The capability of suppressing the 2h power and DC bus voltage 
has been verified on an asymmetric three-phase prototype 
PMSG system with considerable inherent asymmetries and 
deliberately introduced asymmetries. 
 
 
TABLE I 
ASYMMETRIES IN DIFFERENT CASES 
Cases Asymmetries 
Case 1 Inherent asymmetry  
Case 2 Extra asymmetry @ external inductor in phase A 
Case 3 Extra asymmetry @ external inductor in phase B
Case 4 Extra asymmetry @ external inductor in phase C
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Fig.10 Comparison of the 2h power and DC bus voltage under the conditions of 
different asymmetries and DC link capacitors. 
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